A 0.18-μm BICMOS 20-57 GHz Ultra-Wideband Low-Noise Amplifier Utilizing Frequency-Controlled Positive-Negative Feedback Technique by Luo, Yuan
  
 
A 0.18-µm BICMOS 20-57 GHz ULTRA-WIDEBAND  
LOW-NOISE AMPLIFIER UTILIZING FREQUENCY-CONTROLLED  
POSITIVE-NEGATIVE FEEDBACK TECHNIQUE 
 
A Thesis 
by 
YUAN LUO  
 
Submitted to the Office of Graduate and Professional Studies of 
Texas A&M University 
in partial fulfillment of the requirements for the degree of  
MASTER OF SCIENCE 
 
Chair of Committee,  Cam Nguyen 
Committee Members, Edgar Sánchez-Sinencio 
 Laszlo Kish 
 Binayak P. Mohanty 
Head of Department, Miroslav Begovic 
 
December 2015 
 
Major Subject: Electrical Engineering 
 
Copyright 2015 Yuan Luo
 ii 
 
ABSTRACT 
 
Silicon based complementary metallic oxide semiconductor (CMOS) and Bipolar 
Complementary Metal Oxide Semiconductor (BiCMOS) radio frequency integrated 
circuits (RFICs), including microwave and millimeter-wave (MMW), are attractive for 
wireless communication and sensing systems due to their small chip size and facilitation 
in system-on-chip integration. One of the most important RFICs is the low-noise 
amplifier (LNA). 
 The design of CMOS/BiCMOS wideband LNAs at MMW frequencies, 
especially those working across several decades of frequency, is challenging due to 
various issues. For instance, the device parasitic and inter-coupling between nearby 
elements in highly condensed chip areas limits the operating bandwidth and 
performance, and the conductive silicon substrates lead to the inevitable low quality 
factor of passive elements.  
 In this work, a MMW BiCMOS ultra-wideband LNA across 20 to 57 GHz is 
presented along with the analysis, design and measurement results. To overcome the 
upper-band gain degradation and improve the in-band flatness, a novel frequency 
controlled positive-negative (P-N) feedback topology is adopted to modify the gain 
response by boosting the gain at the upper-band while suppressing that at the lower-
band. To reduce overall power consumption, the first and second stages of the amplifier 
are stacked between supply voltage and DC ground to utilize the same DC current.  At 
the output of amplifier, a shunt-peaking load stage is utilized to achieve wideband output 
matching.  
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 The designed ultra-wideband MMW LNA is fabricated in JAZZ 0.18-µm 
BiCMOS technology. It shows a measured power gain of 10.5 ± 0.5 dB, a noise figure 
between 5.1-7.0 dB,  input and output return losses better than -10 and -15 dB, 
respectively, an input 1 dB compression point higher than -19 dBm, and an input third-
order intercept point greater than -8 dBm. It dissipates 16.6 mW from 1.8 V DC supply 
and has a chip area of 700×400 µm2. 
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CHAPTER I  
INTRODUCTION  
 
 This chapter starts with the background of MMW wideband LNA design in 
CMOS/BiCMOS technology. Then the existing MMW wideband LNA designs are 
reviewed with pros and cons. Finally, the organization of this thesis is elaborated.  
 
1.1. Background 
  In the past decades, as CMOS/BiCMOS technology is scaled to nanometer 
range, the performance of silicon-based transistor is tremendously improved to the point 
where the ft (current-gain cutoff frequency) and fmax (maximum oscillation frequency) of 
90nm CMOS transistor, are both above 140 GHz. Silicon based RFIC design in 
millimeter waves become practical and affordable. Owing to the advantages of providing 
more spectrum, high-data-rate, low cost and small chip size, Silicon based RFICs for 
microwave and MMW band wireless communications become one of the most attractive 
research area. 
 
Figure 1 Block diagram of an RF receiver front-end 
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 A typical block diagram of RF receiver front-end is shown in figure 1. Low noise 
amplifier (LNA) is one of the most important blocks in the front-end, which is placed 
after the antenna and pre-select filter to provide a sufficient gain to the received signal 
with minimized degradation of the signal-to-noise ratio (SNR). The key characteristics 
of wideband LNA’s including sufficient high, flat gain, low noise figure, good 
input/output matching across the full band, linearity and power consumption, etc. 
 Silicon based wideband LNAs at millimeter-wave frequencies, especially those 
working across several decades of frequency, is challenging due to various issues such 
as device parasitic and inter-coupling between nearby elements in highly condensed chip 
area, that limit the operating bandwidth and performance, and the inevitable low quality 
factor of passive elements resulting from the conductive silicon substrates. Therefore, in 
wideband LNA design, different techniques are utilized to trade the design specifications 
between gain, bandwidth, and power consumption, etc. 
  
1.2. Wideband Low Noise Amplifier Techniques 
1.2.1. Distributed Amplifier 
 Distributed amplifiers are widely used in many wideband applications due to 
their intrinsic wideband characteristic. The basic design principle of distributed 
amplifiers is to form two 50-ohm artificial transmission lines at the input and output 
ports for wideband input and output matching purpose. While the combined multiple 
gain stages provide wideband gain up to the cut-off frequency of the artificial 
transmission line.  
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(a) 
Figure 2 Lumped-element network representing unit section of artificial transmission 
line 
 
(b) 
Figure 3 An artificial transmission line consists of multiple series unit sections 
 
A lumped element network is shown in figure 2. And the artificial transmission line 
comprised of multiple series connection of unite sections is shown in figure 3. The 
impedance of this artificial transmission line can be derived as: 
21 1 4
2 2
g
in g g
L
Z j L j L C
C
ω ω≈ ± −     (1.1) 
 As frequency is increased to fc,  which has  
1
c
g
f
L Cπ
=      (1.2) 
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Zin becomes gin
L
Z j
C
≈ , which is purely imaginary, hence no power can be delivered 
into amplifier input. fc is so called the cutoff frequency of artificial transmission line. 
 
 
Figure 4 Schematic of 4-stage CMOS distributed LNA 
 
  
 Figure 4 shows a schematic of 4-stage distributed LNA using 90-nm silicon-on-
insulator (SOI) technology in [1]. By absorbed the parasitic capacitors at gain and drain 
of MOSFETs into the input and output 50 ohms artificial transmission lines, this LNA 
achieves a flat gain of 9.7 dB ± 1.6 dB over a frequency range from 10 to 59 GHz. The 
NF is below 3.8 dB from 0.1 to 40 GHz. However, this distributed type amplifier has 
high power consumption of 132 mW due to the inherent nature of distributed structures, 
making it somewhat less desirable for wireless devices, particularly those for portable 
and mobile applications.  
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1.2.2. Amplifiers with Wideband Matching Network 
 A wideband amplifier topology with wideband input and output matching 
network is shown in figure 5. The wideband matching networks provide good input and 
output return loss across the operation frequency. A CMOS single-stage LNA using a 
90-nm SOI technology is reported in [2]. It achieves a 3-dB bandwidth from 26 to 42 
GHz with a peak gain of 11.9 dB and a minimum noise figure of 3.6 dB. However, the 
performance of this wideband amplifier is strongly affected by the on-chip low Q 
matching network, which makes it difficult to extend the operation bandwidth. 
 
 
 
Figure 5 Simple amplifier schematic with wideband matching network 
 
1.2.3. Multi-Cascode Wideband Amplifiers 
 Recently, multi-cascode CMOS LNAs become popular due to their high gain and 
compact size [3]-[5]. Several series resonant inductors in [3] and transformers in [4] are 
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placed between the common-gate (CG) devices to enhance the small-signal gain and 
improve noise figure. In figure 6, the V-band LNA in [3] using TSMC 65-nm process 
exhibits a 3-dB bandwidth from 47.7 to 61.3 GHz with 14.4 dB gain and a minimum 
noise figure of 4.5 dB at 54.6 GHz, under 10 mW power consumption. In figure 7, the 
V-band LNA in [4] using 90 nm process achieves a gain of 12.7 dB from 43 to 58 GHz 
and a minimum NF of 4.7 dB at 62.5 GHz with 18 mW power. However, a relatively 
high supply voltage of 3V is needed for these multi-cascode approaches.  
 
 
Figure 6 Multi-Cascode V-band LNA with noise-reduction inductor in [3] 
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Figure 7 Multi-Cascode V-band LNA with noise-reduction transformer in [4] 
 
  
 To minimize the supply voltage, a magnetic coupled technique as shown in 
figure 8 is presented in [5] by implementing inter-stage transformers to couple the RF 
signal to the subsequent stages. With the 1.2V supply voltage and 14.4 mW power 
consumption, the triple-cascode LNA shows a 3-dB bandwidth from 49 to 60 GHz with 
peak gain of 13.7 dB and the lowest NF of 5.3 dB at 59.5 GHz. However, the LNA 
suffers bandwidth and NF degradation due to the parasitic and the low quality factor of 
the coupled transformers.  
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Figure 8 V-band LNA with magnetic coupled topology in [5]. 
 
1.2.4. Current-Reused Wideband LNA  
 Recently, LNAs based on current-reused technique for UWB application 
between 3 to 10 GHz have been reported [6]-[7]. By stacking two cascaded stages 
between supply voltage and ground as shown in figure 9, the transistors reuse the DC 
current. And the overall power consumption is only half of the conventional cascaded 
amplifier approach.  
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Figure 9 The concept of current-reused 
 
 Figure 10 shows that although each gain stage shows narrow-band characteristic, 
by arranging resonant frequencies of the load of two cascaded stages at the lower and 
upper band, respectively, an overall wideband gain response can be achieved. However, 
extending this technique to MMW frequency may not be suitable because the gain 
degradation caused by parasitic is serous as frequency increases. To enhance the upper-
band gain and improve the in-band flatness, other techniques need to be employed. 
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Figure 10 Overall wideband gain response from two cascaded stages 
 
1.3. Organization 
 In this thesis,  the fundamental concept and design consideration of wideband 
LNA is discussed in chapter II. Chapter III starts with the basic feedback theory and 
embedded positive-negative feedback. Then the frequency-controlled Positive-Negative 
feedback LNA along with analysis, simulation and experimental result is discussed. 
Finally, the conclusion is given in Chapter IV.  
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CHAPTER II  
FUNDAMENTALS OF WIDEBAND LOW NOISE AMPLIFIERS 
 
 The key characteristics and design considerations for wideband LNAs are similar 
to those of narrow-band LNAs. The major difference is that the performance of 
wideband LNAs need to meet the design specifications across a relative large bandwidth. 
These key characteristics include  
• Input Matching 
• Noise Figure 
• Gain 
• linearity 
 The objective of this section is to provide the basic theory of LNA design for 
discussions in the following chapters. 
 
2.1. Input Matching 
 Since LNA is after the antenna and band-pass filter, in order to obtain maximum 
power delivery, conjugate matching is needed between the output impedance of former 
stage and input impedance of LNA, which is typically defined to be 50-Ohm. Normally, 
some passive matching network always be added to the circuit to achieve good wideband 
or narrow band input matching in the frequency of interested, as shown in Figure 11. 
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Input Matching 
Network
LNA 
Input Stage
Would like 
50 ohms here
Pre-Select 
Filter
Antenna
50 ohms output
impedance
 
Figure 11 Input matching of LNA 
 
The input matching of a LNA is normally characterized by its S11, which is defined as 
11
Reflected voltage
S =20log
Incident voltage
      (2.1)   
 
2.2. Noise Performance of Amplifier 
2.2.1. Types of Electronic Noise 
In electronic systems, noise is generated from the random fluctuation in current 
flows. Typically, the electronic noise can be modeled as three types of noise sources: 
thermal noise, short current noise and flicker noise. 
R
nv
Noiseless 
Resistor
 
Figure 12 Noise model of a resistor 
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The thermal noise in resistors is generated from the random thermal motion of 
the carrier charges. It can be simplified as a noise voltage source 
4nv kTR f= ∆      (2.2) 
where T is the absolute temperature of the resistor in Kelvin, k is the Boltzmann constant 
( 231.38 10 /k J K−= × ), R is the value of the resistor and f∆ is the bandwidth. Thus, the 
noisy resistor can be represented by a noiseless resistor series with a noise voltage 
source as shown in figure 12.  
 The power spectral density ( )vS f  of thermal noise can be derived as   
 2( ) 4v nS f v kTR f= = ∆  (2.3) 
which is constant with respect to frequency and proportional to the absolute temperature 
of the component. Thurs, thermal noise is known as white noise. 
 Another noise mechanism is known as shot current noise. It originated from 
random variations of a DC current, and is always related with direct-current flow in 
diodes, MOS and bipolar transistors. The power spectrum density ( )iS f  has 
 2( ) 2i n DCS f i qI f= = ∆  (2.4) 
where ni  is the rms noise current, q is the electronic charge (1.6×10
-19 Coulomb), IDC is 
the DC current and f∆  is the bandwidth. From eq. (2.4), the noise-current spectral 
density is constant with respect to frequency and temperature independent. Like thermal 
noise. Ideally, shot noise is white noise. 
 Flicker noise, also known as 1/f noise, is mainly caused by random capture and 
release of the carries at the traps near Si/SiO2 interface. Different from thermal noise 
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and shot noise, flicker noise is technology and frequency dependent. The spectral density 
of flicker noise can be modeled as  
 
2( )
a
i n b
IS f i K f
f
= = ⋅∆  
(2.5) 
where K is a constant associated with process. a is a constant in the range 0.5 to 2. And b 
is a constant of about unity. Thus, flicker noise is considered to be inversely proportional 
to frequency. 
 Since flicker noise only concentrates at low frequencies. "Corner frequency" ( fc ) 
is defined as the frequency at which the flicker noise density equals the white noise 
density. In most recent technologies, corner frequency is usually in the order of 10 MHz.  
Thus, flicker noise is negligible in radio frequency circuit design like low noise amplifier, 
while it becomes non-negligible in "baseband" applications. In this thesis, the MMW 
wideband LNA's operating frequency is much higher than the fc of flicker noise. So 
flicker noise will not be included in the later analysis. 
 
2.2.2. Noise in Bipolar Transistors 
The small-signal equivalent circuit of a bipolar transistor including noise sources 
in shown in figure 13.  
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Cbe1 v1
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rπ ro
2
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C
E  
Figure 13 Bipolar small-signal model with noise sources  
 
Three independent noise sources with mean-square values is given as: 
2 4b bv kTr f= ∆      (2.6) 
2 2b Bi qI f= ∆      (2.7) 
2 2c Ci qI f= ∆      (2.8) 
Thermal noise voltage source 2bv  is originated from the transistor base resistor br . 
Shot noise current source 2bi and 
2
ci is caused by base and collector DC current BI and CI , 
respectively. 
 
2.2.3. Noise Figure 
The noise performance of an RF amplifier is characterized by its noise factor (F) 
or noise figure (NF, in dB). It is defined as the input signal to noise ratio (SNR) divided 
by the output SNR.  
 
in
out
SNR
F
SNR
  
(2.9) 
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Noise figure (NF) is the logarithm form of noise factor (F), its unit is dB 
 10 logNF F  (2.10) 
For RF amplifiers, SNRin could be calculated as 
 
in
in
s
P
SNR
N
  
(2.11) 
where Pin is the power of input signal and Ns is the noise from the source. 
 Similarly, SNRout  is  
 
,
out in
out
out S n out
P GP
SNR
N GN N
 

 (2.12) 
where Pout is the power of the output signal, Nout is the total noise power at the output, G 
is the power gain of the amplifier, Nn,out is the noise power contributed by the amplifier 
at the output. Thus, the noise factor can be given as 
 
1, ,S n out n inin
out S S
GN N NSNR
F
SNR GN N

     
(2.13) 
where Nn,in is the total noise power of amplifier refer to the input.  
 For an n-stage cascaded front-end system in figure 14, the noise figure of the 
system can be derived as 
 
 
Figure 14 An n-stage cascaded front-end system 
 
32 4
1
1 1 2 1 2 3
11 11 1( ) ...FF FF F
G GG GG G
           (2.14) 
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 Eq. (2.14) shows that if the gain of first stage is sufficiently large, the noise 
figure of the system is dominated by the noise figure of the first stage.  
 
2.3. Gain 
From the noise figure perspective, LNA should provides a certain high level gain 
in order to reduce the noise impact from following stages to the whole system. However, 
this might cause tough requirement to the following stages in term of linearity, which 
need to be carefully addressed in budget link design.  
 
2.4. Linearity 
 In reality, every amplifier is a non-linear system. The transfer function of an 
amplifier could be described as 
2 3
1 2 3( ) ( ) ( ) ( ) ...y t a x t a x t a x t       (2.15) 
 If a sinusoid ( ) cosx t A t is applied to the input of amplifier, Eq. (2.15) could 
be  written as 
3 32 2
3 32 2
1
3
2 3
2 4 2 4
( ) ( )cos cos cos ...
a A a Aa A a A
y t a A t t t         (2.16) 
In eq. (2.16), the first term on the right-hand side is a DC quantity arising from 
second-order nonlinearity, the second term is the "fundamental", the third and fourth are 
the second harmonic and third harmonic, respectively.  
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If 1 3 0a a  , the gain of fundamental  term 
3
1 33 4( )a A a A falls as A rises.  "1-
dB compression point"  (P1dB) is defined as the input signal level that causes the gain to 
drop by 1dB, as shown in figure 15.  It can be calculated as  
 21 3 1 120 3 4 20 1,log log  dBin dBa a A a     (2.17) 
 It follows  
1
1
3
0 145
,
.
in dB
a
A
a
     (2.18) 
20logAinAin,1dB
Fundermantal 
tone power
20logAout
1dB
 
Figure 15 Definition of 1 dB compression point 
 
 If two interferers at 1 and 2 are applied to the nonlinear system. The two-tone 
input could be written as 
 1 1 2 2( ) cos cosx t A t A t    (2.19) 
Then its output is 
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2
1 1 1 2 2 2 1 1 2 2
3
3 1 1 2 2
( ) ( cos cos ) ( cos cos )
       ( cos cos )
y t a A t A t a A t A t
a A t A t
   
 
   
 
  (2.20) 
 By expanding the right-hand side in eq. (2.20), the 3rd order inter-modulation 
products can be obtained as  
2 2
3 1 2 3 2 1
1 2 2 1
3 3
2 2
4 4
cos( ) cos( )
a A A a A A
t t         (2.21) 
 These 3rd order inter-modulation products are critical to the receive front-end 
since they locate closely to the fundamental tone 1 and 2  in frequency spectrum, as 
shown in figure 16, and are difficult to be eliminated using on-chip band pass filters.  
ω1 ω2 ω1 ω2
2ω1-ω2 2ω2-ω1
A1
 
Figure 16 3rd order inter-modulation 
 
The input referred 3rd order intercept point (IIP3) is defined as the input power 
level that the fundamental tone output power is equal to the 3rd order inter- modulation 
(IM3) tones output power. In figure 17, by extrapolating the fundamental tone output 
with the slope=1 and the 3rd order inter-modulation (IM3) tones with the slope=3 from a 
low input power level until they intercept each other, IIP3 can be obtained as the x-
coordinate of the intersection point, and the y-coordinate is called the output referred 3rd 
order intercept point (OIP3).  
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Pin
Pout
IIP3
OIP3
Fundermantal 
tone power
IM3 power
ΔP
ΔP/2
 
Figure 17 3rd order intercept point 
 
 
Besides the characteristics we just discussed above, in LNA circuit, power 
consumption and chip area are also very important feature that need to be addressed since 
they affect  the  applicability  and cost of wireless applications.  
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CHAPTER III  
WIDEBAND LOW NOISE AMPLIFIER DESIGN 
  
 This chapter starts with the fundamental of feedback theory. Then the embedded 
positive-negative feedback theory will be introduced. Finally, a frequency-controlled 
positive-negative feedback wideband LNA in 0.18-µm BiCMOS process will be 
presented with detailed circuit analysis.  
 
3.1. Fundamentals of Feedback Theory 
 An ideal feedback configuration is shown in figure 18.   
 
 
Figure 18 An ideal feedback configuration 
 
 
The transfer function H(s) of this feedback system can be given as 
 ( )( )
 1 ( )
output signal A sH s
input signal fA s
= =
±     (3.1) 
where A(s) is gain of feed forward amplifier.  f is the feedback  factor.  The plus or 
minus sign in the denominator represent negative or positive feedback, respectively. 
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 Since the input and output signal may be voltages or currents, there are four 
combinations existing. Therefore, four types of basic feedback configuration are 
considered. 
3.1.1. Voltage-Voltage Feedback  
 
    
Figure 19 Voltage-Voltage feedback 
  
 Figure 19 shows a voltage-voltage feedback topology. The feedback network 
senses output voltage vout and return a voltage signal fvo  in series with input voltage. The 
closed-loop voltage gain is  
, 1
out
v v
in
vGain
v f
α
α
= =
+       (3.2) 
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3.1.2. Voltage-Current Feedback 
 
 
Figure 20 Voltage-Current feedback 
 
 
 The voltage-current feedback topology is shown in figure 20. The input current 
signal is transferred to output voltage vout by a transimpedance amplifier, while the 
feedback network senses the output voltage back to input as current signal fvo.  The 
closed-loop gain has  
, 1
out
v i
in
vGain
i f
α
α
= =
+      (3.3) 
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3.1.3. Current-Voltage Feedback 
 
Figure 21 Current-Voltage feedback 
 
 
 Figure 21 shows a current-voltage feedback topology. The feedback network 
senses the output current iout and return a voltage signal fio in series with input voltage. 
The closed-loop voltage gain is  
, 1
out
i v
in
iGain
v f
α
α
= =
+      (3.4) 
 
 25 
 
 
3.1.4. Current-Current Feedback 
 
Figure 22 Current-Current feedback
  
 Figure 22 shows a current-current feedback topology. The feedback network 
senses the output current iout and return a current signal fio in shunt with input current. 
The closed-loop current gain is  
, 1
out
i i
in
iGain
i f
α
α
= =
+      (3.5) 
From above discussion, all four feedback configuration have same gain expression as eq. 
(3.1). Nowadays, Feedback circuit and system is widely used in various applications.  
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3.2. The Embedded Positive-Negative Feedback Technology 
LNA designs utilizing positive feedback technology for gain enhancement have 
been reported in [8]-[9]. The positive feedback closed loop gain is given as  
 
( )( )
1 ( )p P
A sA s
f A s
=
−
     (3.6) 
 
As the denominator 0 1 ( ) 1Pf A s< − < , the close loop gain ( ) ( )PA s A s> , and gain 
boosting can be achieved. However, the positive feedback amplifier is sensitive to the 
process and environment variations. In the case ( )Pf A s close to 1, ( )PA s will increase 
significantly or even cause the amplifier to oscillate. In order to enhance the stability of 
the circuit, a negative feedback configuration with embedded positive feedback stage is 
discussed in [10]. As shown in figure 23, the inner positive feedback stage provides gain 
enhancement while the outer negative feedback improves the stability, desensitizing the 
whole system gain to process and environmental variations. The transfer function is 
given as 
 
( ) ( )( )
1 ( ) 1 ( ) ( )
P
P N
N P P N
A s A sA s
f A s f A s f A s−
= =
+ − +
    (3.7) 
 
In eq. (3.7), the negative feedback loop introduces an additional term fNA(s) in 
the denominator comparing to eq. (3.6). In the undesired case that 1 ( ) 0Pf A s− ≈ , this term 
assures the stability of the system, and the whole system gain is approximated to 1 / Nf .  
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Figure 23 The embedded positive-negative feedback configuration  
 
 
In [10], the theoretical analysis of the embedded P-N feedback using first-order 
model is described. However, circuit implementation using this theory has not been seen 
in literatures. In this thesis, the first ultra-wideband LNA topology utilizing P-N 
feedback along with the analysis and measurement result is presented in the following 
sections.   
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3.3. The Proposed Ultra-Wideband LNA Topology 
 
 
 
Figure 24 Schematic of proposed ultra-wideband LNA  
(Biasing circuit is not shown). 
 
 The schematic of the proposed ultra-wideband LNA is shown in Figure 24, 
where the Q1 and Q2 stages adopt a current-reused cascaded structure. The load 
impedances, ZL1 and ZL2 are designed to achieve maximum impedance at the lower-band 
(20 GHz) and upper-band (60 GHz) frequency, respectively. The emitter current of Q3 
has two feedback paths through the bypass capacitor C3. One is connected to the emitter 
of Q2, forming a positive feedback loop. Another path is connected to the base of Q2 
through the inter-stage network L1, L2, and C1, forming a negative feedback path. 
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Therefore, an embedded P-N current feedback is realized. At the output of the amplifier, 
a shunt-peaking load stage of L4 and R1 is utilized to achieve wideband output matching. 
 
3.3.1. Wideband Input Matching 
 
 
Figure 25 Small-signal equivalent circuit model of the input matching network 
(neglecting rb, rπ and ro). 
 
 
(b) 
Figure 26 Equivalent four-order doubly terminated band-pass 
filter of the input matching network 
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 Figure 25 shows the small-signal equivalent circuit model of the wideband input 
matching network, which consists of the inductors Lb, Le1, transistor Q1 and load 
impedance ZL1. The input impedance Zin can be given as follows: 
 
2
1 1 1 1
2 3 4
1 1 1 1 1 1 1 1 1
(1 )( )
1 ( )
b e m e be
in
e m b m b be e be e b m m e b be m
sL sL g s L CZ s
sL g s L C L C L C s L L g C s L L C C
+ +
≈
+ + + + + +
  (3.8) 
with 
 11 1 1 2
1 1 1 1 1
11 ( )
1 1
TL
m bc bc m
bc TL m s e be
ZC C sC g
sC Z g sL s L C
 
= − − + + + 
 (3.9) 
Cm represents the miller reflected capacitance.  
 Eq.  (3.8) can be rearranged and simplified as  
 11
1 1
1 1( ) || || [ (1 ) ]min b e
m be be
gZ s sL sL
sC sC sC
≈ + +      (3.10) 
By selecting the size and biasing of Q1 as well as inductance of Le1, equivalent 
impedance 1 1 1/e e m beR L g C=  can be set to equal to Rs with frequency independence. The 
wideband input matching network can be regarded as a four-order doubly terminated 
band-pass filter as shown in Figure 26. 
 Figure 27 shows the simulated input return loss of the proposed LNA. Without 
shunt inductor Lb, Cbe1 and Le1 resonate at the mid-band of interest, and the input 
matching network shows a narrow band characteristic. Lb introduces a parallel resonance 
with the Cbe1 and Le1 series circuit, shifting the resonance frequency to lower band. In 
addition, Lb and Cm parallel circuit with the Cbe1 and Le1 series circuit shows another 
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resonance at the upper band frequency. The overall wideband input matching 
characteristic is therefore achieved. 
 
 
Figure 27 Input return loss with/without various values of Lb. 
 
 
3.3.2. Frequency Response of S21 
The proposed frequency-controlled P-N feedback topology is shown in Figure 28, 
where Le2, C3 and L1 compose the embedded positive current-voltage and negative 
current-current feedback network. Applying the basic feedback theory and neglecting the 
feed-forward effect and the bypass capacitor C3, the equivalent circuit to Figure 28 using 
two-port representation of the feedback network is shown in Figure 29. 
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Figure 28 The topology of embedded positive-negative current feedback. 
 
 
 
(b) 
 
Figure 29 A two-port representation of the feedback network. 
 
 
In figure 29, current source iN and voltage source vP is utilized to represent the 
negative and positive feedback effect, respectively. Assuming the ratio of emitter to 
collector current 𝛼𝛼 ≈ 1, current source iN is 
3
1
( )eN e
e
Li i
L L
−
=
+       
(3.11) 
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which is frequency independent and constant proportional to emitter current of Q3, ie3.  
 The voltage source vP is 
1 2 3( // )P e ev j L L iω=
     
(3.12) 
which is proportional to ie3 as well as frequency. Therefore, as operating frequency 
increases, positive feedback will become more and more significant.  
Applying the small–signal model of transistor into figure 29, the resonant 
frequency of ZL1 can be derived as 
    
1 2
1 2 2 1 2 1 2( || )
be
L
e e be
C C
L L L L L C C
ω
+
=
+ + +     (3.13) 
 
Cbe2 is the base-emitter capacitor of Q2. 
 
 
The quality factor of ZL1 is 
  
1 2 2 1 2 1 2
1 2 1 2
2 2
2
( || )( )1
( || )
e e be
L
e be
b m
be
L L L L L C CQ L L C Cr g
C
+ + + +
=
+
   (3.14)
 
 
 
rb2 and gm2 is base resistance and transconductance of Q2, respectively.  
To investigate the effect of frequency-controlled P-N feedback to the LNA’s S21, 
Figure 30 plots the simulated S21 versus frequency under the conditions gm1= gm2= 150 
mS, gm3=220 mS, Lb1 = 250 pH, L1=200 pH, L2= 40 pH , L3= 80 pH, L4 = 100 pH, Le1= 
45 pH, C1= 140 fF,C2= 100 fF, C3 = 2 pF, C1 = 1 pF, R1 = 40 Ω while sweeping Le2 from 
0 to 400 pH in the step of 100 pH. When Le2= 0, the feedback loop does not exist. The 
circuit becomes a typical current reused configuration following by a CE of Q3 stage. 
The lower-band resonant frequency ωL is around 30 GHz. And the upper-band gain roll-
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off is significant. As Le2 increases, the P-N feedback effect starts taking into account. At 
the upper-band frequency, the gain boosting effect appears due to the dominated positive 
feedback. As Le2 rises, the upper-band gain increases. Meanwhile the resonant frequency 
of lower-band is shifted to the lower frequency, as predicted in eq. (3.13). And the peak 
gain at the lower-band is reduced due to the negative feedback. Therefore, the overall 
bandwidth of the LNA is widened. To verify the effect of negative feedback on 
moderating the process of upper-band gain boosting, figure 31 shows the simulation of 
S21 with fixed Le2 of 300 pH and sweeping L1 from 100 to 300 pH. As L1 increases, with 
stronger gain suppression from the negative feedback, the process of upper-band gain 
boosting becomes milder, desensitizing the undesirable effect of process and 
environmental variations.  
 
 
 
 
Figure 30 Simulated S21 versus frequency of the proposed 
wideband LNA with various values of Le2  
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Figure 31 Simulated S21 versus frequency of the proposed 
wideband LNA with various values of L1. 
 
 
From discussion above, the positive and negative feedbacks have dominated 
effect at the upper-band and lower- band, respectively. By properly selecting the value of 
L1 and Le2, one can adjust the gain response of the amplifier across the full-band to 
improve the gain flatness. 
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3.3.3. Noise Analysis 
 
 
 
Figure 32  Small-signal equivalent circuit of Q1 stage with noise source. 
 
The noise figure of proposed LNA is mainly affected by the input Q1 stage, 
which is shows in figure 32 using small-signal equivalent circuit and including the 
thermal noise source 𝑣𝑣𝑛𝑛 ,𝑏𝑏2  of base resistance rb1, and shot noise sources of base and 
collector current  𝑖𝑖𝑛𝑛 ,𝑏𝑏2 , 𝑖𝑖𝑛𝑛 ,𝑐𝑐2 . The noise figure is given as 
2
1 1 1 1
1 12 2
2
1 1 1
1 1
1
1 (1 ) ( )
2
( )1 1 ( )
2
b s m s b e s
s b e
s b s b b
s s b e M
M s b
m s b b
r R g R R L RNF R r sL
R L R sL L
R R r sL CsC R r
g R sL L
ω β
≈ + + + + + +
+
+ + + + +
+
    
  (3.15) 
where 1 1 1M be bcC C C= + . 
 To improve the NF, Lb should have large inductance value. The base resistance 
rb1 can be reduced by increasing the base area of Q1 and using multi-emitter fingers. 
However, this will also increase Cbc1 and Cbe1, shifting the passband of input matching 
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network to lower frequency, which need to be carefully adjusted. In eq. (3.15), the noise 
contribution of 𝑖𝑖𝑛𝑛 ,𝑏𝑏2 , 𝑖𝑖𝑛𝑛 ,𝑐𝑐 2  are proportional and inversely proportional to gm1, respectively. 
Therefore, an optimum gm1 can be found to achieve the minimum NF [11], with 
 
2 3
1 1 1 1 1 1 1
1, 2
1 1 1 1
( ) ( )
( )
s b s b e M b s b M b e M
m opt
b s b s b e s b e
R sL sR r sL C s L R r C s L L Cg
r R r R sL sL R s L L
β
+ + + + + +
≈
+ + + +  (3.16) 
where β is the current gain of BJT.  
 
 
Figure 33 The calculated and simulated NF versus gm1. 
 
 Figure 33 shows the plot of NF sweeping with gm1 at 40GHz. By fixing other 
component values in eq. (3.16), the minimum NF can be achieved at gm1=0.25 S. The 
noise contribution of current 𝑖𝑖𝑛𝑛 ,𝑏𝑏2 , and 𝑖𝑖𝑛𝑛 ,𝑐𝑐2  becomes the dominated factor to the overall 
noise at the range below and above the gm,opt, respectively. In practice, since Cbc1 and 
Cbe1 increase with gm1, the noise of IC1 term increases much faster above gm1,opt, and 
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worsens the overall NF, as the simulation result shown. In this design, the gm1= 0.15 S is 
selected as the design point.  
 
3.4. WB LNA Implementation  
 The proposed wideband LNA was designed and fabricated using Jazz 0.18-µm 
BiCMOS process (fT ≈ 200 GHz) [12]. The transistor sizes and the value of passive 
components are determined based on the circuit analysis above and optimized using 
Cadence [13]. 
 In MMW integrated circuits, the poor quality factor of on chip inductors and 
parasitic of inter-connection line have non-neglectable effect on circuit performance, 
limiting the operation bandwidth of the LNA and degrading the gain at the upper-end of 
desired band. In this design, inductors are implemented using the top and thickest metal 
layer (Metal 6 with 2.81μm thickness) to minimize the resistive loss (with quality factor 
Q > 14) and ensure the self-resonant frequencies are far away (>120 GHz) from the 
desired frequency band. In addition, the inter-connection lines are realized using 
multiple layers stacked if needed. The full-wave electromagnetic simulator  HyperLynx 
3D EM is used to model all the passive signal paths in this LNA design [14]. Table 1 
lists the parameters of the designed WB LNA. Considering the trade-off between gain, 
NF and power consumption, the current-reused transistors Q1 and Q2 is sized with an 
emitter area of 0.15× 7μm2 and biased at a dc current of 4.4 mA. The transistor Q3 and 
Q4 have emitter area of 0.15× 8um2 with 4.8 mA dc current. The DC supply voltage is 
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1.8V. The die microphotograph of the WB LNA is shown in Figure 34, with a chip area 
of 700×400 µm2, excluding pads. 
 
Table 1 WB LNA’s Parameters 
 
Circuit Elements and Value 
Q1, Q2 0.15µm x 7µm emitter area 
Q3, Q4 0.15µm x 10µm emitter area 
C1 160 fF C2 100 fF 
C3 2 pF C4 400 fF 
L1 200 pH L2 40 pH 
L3 80 pH L4 100 pH 
Le1 45 pH Le2 300 pH 
Lb 250 pH R1 40 Ω 
 
 
 
 
 
Figure 34 Die microphotograph of the proposed WB LNA. 
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3.5. Measurement Results  
 The proposed wideband LNA is measured on-chip using the Rohde & Schwarz 
ZVA67 vector network analyzer (VNA). The RF input, output signals are applied using 
the Cascade Microtech's DC-67 GHz Infinity G-S-G probe and the DC biasing are 
supplied using 6 pins DC probe to minimize possible mismatch and loss from the 
measurement setup. The Short-Open-Load-Thru calibration method along with Cascade 
Microtech's impedance standard substrate standards is used for calibration from 10 GHz 
to 67 GHz.  
 In the noise figure measurement, the measurement process is divided to two 
parts. For the frequency range  below 24 GHz, the noise figure of LNA can be measured 
directly with the VNA, as shown in figure 35. For the frequency range above 24 GHz, 
the VNA will first down-convert the RF input signal from the LNA output to low 
frequency using a internal mixer, then perform the noise figure measurement. Therefore, 
the original low frequency noise may overlap with the down-converted signal and cause 
inaccurate result. To avoid this measurement deviation, a high pass filter (HPF) with 24 
GHz cutoff frequency is needed after the LNA in order to block the low frequency 
interference.  Sometimes, an additional pre-amplifier is also need to provide sufficient 
gain to restrain the noise from the internal mixer, as shown in figure 36. 
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Figure 35 VNA noise figure measurement basic configuration 
 
 
Figure 36 VNA noise figure measurement with HPF and pre-amp. 
 
 Figure 37 and 38 shows the simulated and measured S-Parameters the LNA. In 
Figure 37, the amplifier exhibits a measured power gain (S21) of 10.5 dB with ±0.5 dB 
ripple from 20 to 57 GHz. The measured input return loss (S11) is better than 10dB 
across the entire band of interest. In Figure 38, the output return loss (S22) is better than 
15 dB. It is noted that the measured reverse isolation (S12) of the amplifier degrades with 
the increasing of frequency, which is mainly due to the coupling effect of the parasitic 
capacitor from the inter-connection and substrate. However, an isolation of 30 dB can 
still be achieved at 58 GHz.  
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Figure 37 Measured and simulated S21 &S11 versus frequency 
 
 
Figure 38 Measured and simulated S22& S12 versus frequency 
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Figure 39 Measured and simulated NF versus frequency. 
 
 Figure 39 shows the simulated and measured noise figure of the LNA.  The 
minimum NF of 5.1 dB is achieved at around 27 to 30 GHz range. At 56 GHz, the 
maximum NF is 7 dB.  
 44 
 
 
 
 
Figure 40 Measured and simulated P1dB and IIP3 versus frequency. 
 
 Linearity test is performed in discrete frequency points and presented in Figure 
40. The input 1 dB compression point (P1dB) is from -16 to -19 dBm. Two tone testing 
using signals with the same amplitude and 1 MHz offset is applied. The measured input 
intercept point (IIP3) is above -8 dBm in the whole band. 
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Figure 41 Measured stability factor K and B versus frequency. 
 
 
To confirm the unconditional stable of the LNA circuit, the stability factors K and B are 
measured and shown in figure 41, which shows K >1 and B >0 across the whole band.   
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Figure 42 Measured group delay versus frequency. 
 
Figure 42 shows the measured group delay. The in-band average delay is about 30 ps 
with maximum and minimum values of 51 ps and 16 ps, which shows a good phase 
linearity property.  
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Table 2 Summary of the Proposed Mmw Wideband LNA 
Performance, and Comparison With Previously Published Designs 
  
 
Ref. 
Freq. 
Range 
(GHz) 
BW 
(GHz) 
Peak 
Gain 
(dB) 
S11 
(dB) 
NF 
(dB) 
Input 
P1dB 
(dBm) 
PDC(mW) 
/VDD 
fT  
(GHz) 
F.O.M Tech. 
[2] 
JSSC/2004 
26 - 42 16 11.9 -6 3.6 - 4.1a N/A 40.8/2.4V 149 0.74 90 nm SOI 
CMOS 
[3] 
MTT/2009 
47.7 - 
61.3 
13.6 16 < -5.5 4.5 - 8.4b N/A 10/2V  N/A N/A 65 nm 
CMOS 
[5] Q-Band 
LNA 
MTT/2012 
29 - 44 15 13.8 < -12 3.8 - 6.4c -10 @ 
37GHz 
18/1.2V N/A N/A 90 nm 
CMOS 
[5] V-Band 
LNA 
MTT/2012 
46 -63 17 17 < -10 4.4 - 7.7c -16 @ 
60GHz 
19.2/1.2V N/A N/A 90 nm 
CMOS 
[15] 
SiRF/2008 
54 - 70 16 15.8 < -8 6.9 - 8d N/A 24/2.5V 200 0.6 0.18 μm 
BiCMOS 
This work 20 - 57 37 11 < -10 5.1- 7 -17.8 @ 
55 GHz 
16.6/1.8V 200 1.56 0.18 μm 
BiCMOS 
   
 a. Estimated from the measured response in Fig. 12 of [2]           
 b. Estimated up to 61GHz from the measured response in Fig. 22 of [3]              
 c. Estimated from the measured response in Fig. 21 & Fig. 23 of [5]  
 d. Estimated from the measured response in Fig. 4 of [15]     
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 Finally, the performance of the proposed wideband LNA along with recently 
published MMW wideband LNAs are summarized in Table 2 for comparison. The 
proposed LNA achieved the widest bandwidth, comparable NF, gain and power 
consumption. To remove the technology dependency, the figure of merit (F.O.M) in [11] 
is modified and defined as 
( )
[ 1] ( ) ( )
av center
av
Gain (dB) BW(GHz) GHz
F.O.M
mW GHzDC T
f
NF P f
⋅ ⋅
=
− ⋅ ⋅
   (3.17) 
where Gainav is the average gain, BW is the bandwidth, fcenter is the center frequency, 
NFav is the average noise figure and PDC is the DC power. The proposed LNA’s F.O.M. 
exhibits a factor of 2.1 over the best previously reported result in [2] for the low cost 
CMOS/BiCMOS technologies. 
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CHAPTER IV  
SUMMARY AND CONCLUSION 
  
 The design of ultra-wideband LNA in the 20-57 GHz band is described in this 
thesis. The LNA employs the frequency-controlled positive-negative feedback technique 
to enhance the gain flatness and expand the 3dB bandwidth in MMW frequency. The 
current-reused technique is utilized to reduce the overall power consumption. The LNA 
is implemented using Jazz 0.18-µm BiCMOS technology. The measurement result 
demonstrates a flat gain of 10.5 ± 0.5 dB across 20-57 GHz bandwidth with minimum 
NF of 5.1 dB, input P1dB higher than -19 dBm and IIP3 better than -8 dBm. The overall 
power consumption is 8.8 mA with the 1.8 V supply voltage. The proposed LNA shows 
the widest operation bandwidth with low power consumption comparing to the other 
MMW WB LNAs in table 2, which is very attractive for MMW wireless applications. 
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